List of Computer Science courses with video lectures.
-
Updated
Jul 15, 2020
{{ message }}
List of Computer Science courses with video lectures.
A categorized list of C++ resources.
Learn how computers work by simulating them in Javascript
A graphical processor simulator and assembly editor for the RISC-V ISA
DRAMSim2: A cycle accurate DRAM simulator
Repository to store what we have studied.
List of resources about foundational knowledge for programmers (supposed to last a few decades)
深度学习论文阅读、数据仓库实践体验。比做算法的懂工程落地,比做工程的懂算法模型。
A list of classic books make better you understand not only how it works, but why it works.
A terminal-based emulator of the ARM instruction set written in Golang
A curated list of Computer Engineering resources
A pipelined implementation of the MIPS processor featuring hazard detection as well as forwarding
WebRISC-V: A Web-Based Education-Oriented RISC-V Pipeline Simulation Environment [PHP]
Simulator + benchmark suite for Micro Aerial Vehicle design.
通过issue和README来记录日常学习研究笔记 关注 机器学习系统,深度学习, LLVM,性能剖视, Linux操作系统内核 话题 关注 C/C++. JAVA. Python. Golang. Chisel. 编程语言话题 ( Writing Blogs using github issue and markdown! (inculding Machine Learning algs and system, LLVM, Linux kernel, java, python, c++, golang)
Course files for ECS 154A in Winter Quarter 2020.
Nand2tetris course
Материалы для студентов ФПМИ
A collection of curated resources for learning Computer Science subjects and skills, that I garnered throughout my tenure as a CSE student. Contributions, and report of broken links are welcome.
GARDENIA: Graph Analytics Repository for Designing Efficient Next-generation Accelerators
PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems
5-stage pipelined 32-bit MIPS microprocessor in Verilog
Add a description, image, and links to the computer-architecture topic page so that developers can more easily learn about it.
To associate your repository with the computer-architecture topic, visit your repo's landing page and select "manage topics."
Some RISC-V instructions perform writes to 2 destinations, either 2 register or register or program counter. In cases if the source of one sub-operation matches a destination of another one, the order of result output is important. The examples are
jalrand instruction operating with CSRs:riscv/riscv-tests#258
riscv/riscv-tests#263
Your obj