cache-simulator
Here are 101 public repositories matching this topic...
SST Architectural Simulation Components and Libraries
-
Updated
Oct 28, 2020 - C++
A C++11 simulator for a variety of CDN caching policies.
-
Updated
Apr 19, 2020 - C++
Haystack is an analytical cache model that given a program computes the number of cache misses.
-
Updated
Jul 15, 2019 - C++
cache analysis platform developed at Emory University and CMU
-
Updated
Nov 27, 2019 - Python
Source code for the evaluated benchmarks and proposed cache management technique, GRASP, in [Faldu et al., HPCA'20].
-
Updated
Jan 23, 2020 - Emacs Lisp
This cache simulator is used in order to simulate substitutions in cache using replacement policies (FIFO and LRU) and write back into the cache (using the write-allocate policy).
-
Updated
Sep 29, 2018 - C
Computer architecture project
-
Updated
Jun 7, 2020 - Python
Direct Mapped and N-Way set associative cache Simulator in C/C++ for L1 cache in Processors
-
Updated
Oct 30, 2015 - C++
A graphics tracing and replay framework to explore system-level effects on heterogeneous CPU+GPU memory systems.
-
Updated
Apr 16, 2018 - C++
A cache simulator for RISC-V architecture. Made using Python 3
-
Updated
Jul 12, 2020 - Python
A survey on architectural simulators focused on CPU caches.
-
Updated
Feb 8, 2020
AUT Computer Architecture Cache Simulator project
-
Updated
Jun 5, 2020 - Java
A modular implementation of three level Cache Hierarchy
-
Updated
May 3, 2019 - C
PKU computer organization and architecture memory hierarchy simulator LAB
-
Updated
Mar 15, 2018 - C++
WPI CS2011 Assembly Assignments for B-term 2017
-
Updated
Mar 12, 2018 - C
A 3-level cache simulator for SPEC traces with various inclusion and block replacement policies
-
Updated
Sep 1, 2019 - C++
This C project is a cache simulation of a CPU containing L1D, L1I and L2 caches. It takes an image of memory and a memory trace as input, simulates the hit/miss behavior of a cache memory on this trace, and outputs the total number of hits, misses and evictions for each cache type along with the content of each cache at the end.
-
Updated
Oct 2, 2018 - C
Allows user to simulate two types of a one level, write-through cache with a first-in, first-out (FIFO) replacement algorithm to record the number of memory reads and writes and cache hits and misses.
-
Updated
Mar 2, 2018 - C
A loop test performance simulator for cache memories
-
Updated
Mar 18, 2019 - Java
Project repository for ECSE425 - Proposing hardware optimization changes
-
Updated
May 14, 2019 - HTML
a JavaScript Client-side Cache Simulator
-
Updated
May 5, 2018 - JavaScript
Java native interface JNI demonstration usage
-
Updated
Oct 13, 2019 - C
Source code for the evaluated benchmarks and proposed cache management technique, GRASP, in [Faldu et al., HPCA'20].
-
Updated
Jan 23, 2020 - Emacs Lisp
Simulator for Direct, Associative, Set Associative Mapping Technique in Cache Allocation
-
Updated
Nov 29, 2019 - C++
OpenGraph is an open-source graph processing benchmarking suite written in pure C/OpenMP. Integrated with Sniper simulator.
-
Updated
Oct 24, 2020 - C
Improve this page
Add a description, image, and links to the cache-simulator topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the cache-simulator topic, visit your repo's landing page and select "manage topics."


The memtrace* sample clients use drutil_expand_rep_string, but the instrace* ones do not. This can confuse users: https://groups.google.com/g/dynamorio-users/c/HR4pX6lwP_I