lowRISC / ibex
Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
| Aug | SEP | Oct |
| 06 | ||
| 2020 | 2021 | 2022 |
COLLECTED BY
Collection: github.com

{{ message }}
See what the GitHub community is most excited about today.
Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
IPs for control-plane integration of Hardware Processing Engines (HWPEs) within a PULP system
IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system
OpenTitan: Open source silicon root of trust
This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.
The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux
AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
Lean but mean RISC-V system!