wicker / Synthesizable-Harry-Porter-Relay-Computer
Implementing Harry Porter's Relay Computer in synthesizable SystemVerilog.
COLLECTED BY
Collection: github.com

{{ message }}
See what the GitHub community is most excited about today.
Implementing Harry Porter's Relay Computer in synthesizable SystemVerilog.
Wraps the NVDLA project for Chipyard integration
ECE 4750 Tutorial 4: Verilog Hardware Description Language
PicoRV32 - A Size-Optimized RISC-V CPU
The Ultra-Low Power RISC-V Core
HDL libraries and projects
OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen, Fault and custom methodology scripts for design exploration and optimization.