T-head-Semi / openc910
OpenXuantie - OpenC910 Core
COLLECTED BY
Collection: github.com

{{ message }}
See what the GitHub community is most excited about today.
OpenXuantie - OpenC910 Core
Toaplan V1 system for MiSTer FPGA
The Ultra-Low Power RISC-V Core
BaseJump STL: A Standard Template Library for SystemVerilog
OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen, Fault and custom methodology scripts for design exploration and optimization.
Small footprint and configurable PCIe core
RTL, Cmodel, and testbench for NVDLA
PicoRV32 - A Size-Optimized RISC-V CPU
Verilog Ethernet components for FPGA implementation
Verilog AXI components for FPGA implementation
Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.
OpenROAD's unified application implementing an RTL-to-GDS Flow
Verilog PCI express components
Verilog behavioral description of various memories
Wraps the NVDLA project for Chipyard integration