Discussions

• 1 You must be logged in to vote

  💬

  COBRA (Branch predictor generation framework) integration

  DucAnhGl started Oct 30, 2025 in General

  

  

  0
• 1 You must be logged in to vote

  🙏

  TSI/FESVR memory loading failure - PutPartial Assertion failed

  DucAnhGl asked Oct 29, 2025 in Q&A · Unanswered

  

  

  0
• 1 You must be logged in to vote

  🙏

  Stripped down core

  kodakrome asked Jun 10, 2025 in Q&A · Unanswered

  

  

  1
• 1 You must be logged in to vote

  🙏

  Deep learning model simulation

  bdipta01 asked Mar 13, 2025 in Q&A · Unanswered

  

  

  0
• 1 You must be logged in to vote

  🙏

  Register always zero in FPGA simulation but works in Verilator

  gonsolo asked Feb 3, 2025 in Q&A · Unanswered

  

  

  0
• 2 You must be logged in to vote

  🙏

  core simulation in chipyard

  Humail-Nawaz asked Jan 13, 2025 in Q&A · Unanswered

  

  

  0
• 1 You must be logged in to vote

  🙏

  Error during setup -- Pre-compiling FireMarshal buildroot sources

  FDG31 asked Dec 12, 2024 in Q&A · Unanswered

  

  

  4
• 1 You must be logged in to vote

  🙏

  riscv-tools build setup

  svs11 asked Oct 27, 2024 in Q&A · Unanswered

  

  

  0
• 1 You must be logged in to vote

  🙏

  BOOM configs generates empty .out file

  rthelionheart24 asked Oct 12, 2024 in Q&A · Unanswered

  

  

  0
• 1 You must be logged in to vote

  💡

  Get request example

  TheMichaelGionet started Aug 9, 2024 in Ideas

  

  

  0
• 1 You must be logged in to vote

  🙏

  build-setup error

  danielfufu asked Jul 6, 2024 in Q&A · Unanswered

  

  

  1
• 1 You must be logged in to vote

  🙏

  Sky130-OpenRoad Tutorial Place and Route Fail

  johnw08 asked Apr 18, 2024 in Q&A · Answered

  

  

  2
• 2 You must be logged in to vote

  🙏

  How to generate axi 128-bit width for memory and mmio bus?

  thabner asked Mar 25, 2024 in Q&A · Unanswered

  

  

  0
• 1 You must be logged in to vote

  🙏

  Is asm volatile ("csrr %0, mhartid" : "=r"(hartid)); only allowed inside Verilator/VCS simulation?

  JL102 asked Oct 17, 2023 in Q&A · Unanswered

  

  

  3
• 2 You must be logged in to vote

  💬

  Scala metals with vim

  gonsolo started Feb 6, 2024 in General

  

  

  0
• 1 You must be logged in to vote

  🙏

  Problem when set IP address for FPGA board

  phlong722 asked Jan 25, 2024 in Q&A · Unanswered

  

  

  0
• 1 You must be logged in to vote

  🙏

  Why is ron_out.valid dependent on io.resp.ready?

  JL102 asked Nov 7, 2023 in Q&A · Unanswered

  

  

  0
• 1 You must be logged in to vote

  🙏

  Constellation: Messages arrive out-of-order if I slam the NoC with lots of messages

  JL102 asked Oct 17, 2023 in Q&A · Answered

  

  

  2
• 1 You must be logged in to vote

  🙏

  when connecting the cores of the SOC with TLNOC

  yulilicao asked Sep 4, 2023 in Q&A · Unanswered

  

  

  0
• 1 You must be logged in to vote

  🙏

  What is the granularity of atomic operations under Tilelink?

  OrkunAliOzkan asked Aug 24, 2023 in Q&A · Unanswered

  

  

  0
• 2 You must be logged in to vote

  💬

  Internship or hourly position for building an AI accelerator targeted for space hardware

  leochand101 started Aug 23, 2023 in General

  

  

  0
• 1 You must be logged in to vote

  🙏

  Adding I2C and SPI flash to Design

  clikbait295 asked Jul 31, 2023 in Q&A · Unanswered

  

  

  1
• 1 You must be logged in to vote

  🙏

  Regarding: Config with private scratchpad, independent data load and shared scratchpad bank as mail box.

  ashuthosh-mr asked Aug 3, 2023 in Q&A · Unanswered

  

  

  0
• 1 You must be logged in to vote

  🙏

  How does the system bus connect modules together?

  OrkunAliOzkan asked Aug 1, 2023 in Q&A · Unanswered

  

  

  0
• 1 You must be logged in to vote

  🙏

  Can I use Chipyard FPGA flow with the Xilinx ZYNQ ZC706 board?

  sammy17 asked May 15, 2023 in Q&A · Unanswered

  

  

  1