J-STAGE home
●Browse
●All titles
●All subject areas
●All publishers
●Search articles
●Search J-STAGE Data
●About J-STAGE
●Overview
●Services and features
●Public data
●Terms and Policy
●News and PR
●News
●Maintenance information
●Special contents
●Media resources
●Support
●User manuals
●Browser compatibility
●FAQ
●Contact
●Sitemap
●
Sign in
●Cart
●
EN
●English
●日本語
●Browse
●All titles
●All subject areas
●All publishers
●Search articles
●Search J-STAGE Data
●About J-STAGE
●Overview
●Services and features
●Public data
●Terms and Policy
●News and PR
●News
●Maintenance information
●Special contents
●Media resources
●Support
●User manuals
●Browser compatibility
●FAQ
●Contact
●Sitemap
●
Sign in
●Cart
●
EN
●English
●日本語
Advanced search
IPSJ Transactions on System and LSI Design Methodology
Published by
Information Processing Society of Japan
201 registered articles
(updated on May 21, 2024)
Online ISSN : 1882-6687
ISSN-L : 1882-6687
JOURNAL
PEER REVIEWED
FREE ACCESS
Scopus
●Journal home
●All issues
●About the journal
●J-STAGE home
●/
●IPSJ Transactions on System an ...
●/
●Journal home
2024 Volume 17
A Learning-based Control Scheme for MTJ-based Non-volatile Flip-Flops
Shota Nakabeppu, Nobuyuki Yamasaki
Slashing IC Power and Democratizing IC Access for the Digital Age
Tadahiro Kuroda
Design of Reference-free Flash ADC With On-chip Rank-based Comparator Selection Using Multiple Comparator Groups
Takehiro Kitamura, Takashi Hisakado, Osami Wada, Mahfuzul Islam
A Case Study for Improving Performances of Deep-Learning Processor with MRAM
Ryotaro Ohara, Atsushi Fukunaga, Masakazu Taichi, Masaya Kabuto, Riku Hamabe, Masato Ikegawa, Shintaro Izumi, Hiroshi Kawaguchi
View all articles in current issue
Most viewed articles (April 2024)
1
LLVM-C2RTL: C/C++ Based System Level RTL Design Framework Using LLVM Compiler Infrastructure
Released on J-STAGE: February 10, 2023 |
Volume 16
Pages 12-26
Tamon Sadasue, Tsuyoshi Isshiki
2
Computational Lithography Using Machine Learning Models
Released on J-STAGE: February 18, 2021 |
Volume 14
Pages 2-10
Youngsoo Shin
3
Large-Scale 3D Chips: Challenges and Solutions for Design Automation, Testing, and Trustworthy Integration
Released on J-STAGE: August 02, 2017 |
Volume 10
Pages 45-62
Johann Knechtel, Ozgur Sinanoglu, Ibrahim (Abe) M. Elfadel, Jens Lienig, Cliff C. N. Sze
3
Heterogeneous Multi-core Architectures
Released on J-STAGE: August 01, 2015 |
Volume 8
Pages 51-62
Tulika Mitra
5
Supplemental PDK for ASAP7 Using Synopsys Flow
Released on J-STAGE: August 05, 2021 |
Volume 14
Pages 24-26
Shinichi Nishizawa, Shih-Ting Lin, Yih-Lang Li, Hidetoshi Onodera
Share this page
●
Browse by volume and issue
RSS feed (Issue)
RSS feed (Article)
Favorites & Alerts
●Add to favorites
●Announcement alert
●New arrival alert
Announcements from publisher
●Notice for reproducing and reprinting
Edited and published by Information Processing Society of Japan
Production services SANBI Printing Co. Ltd
Top
Browse
●All titles
●All subject areas
●All publishers
●Search articles
●Search J-STAGE Data
About J-STAGE
●Overview
●Services and features
●Public data
●Terms and Policy
News and PR
●News
●Maintenance information
●Special contents
●Media resources
Support
●User manuals
●Browser compatibility
●FAQ
●Contact
●Sitemap
feedback
Top
Register with J-STAGE for free!
Register
Already have an account? Sign in here