Jump to content
 







Main menu
   


Navigation  



Main page
Contents
Current events
Random article
About Wikipedia
Contact us
Donate
 




Contribute  



Help
Learn to edit
Community portal
Recent changes
Upload file
 








Search  

































Create account

Log in
 









Create account
 Log in
 




Pages for logged out editors learn more  



Contributions
Talk
 



















Contents

   



(Top)
 


1 Types of chips  



1.1  ETRAX  





1.2  ETRAX 100LX  





1.3  ETRAX 100LX MCM  





1.4  ETRAX FS  





1.5  ARTPEC  







2 References  





3 External links  














ETRAX CRIS






Deutsch
Español
Magyar
 

Edit links
 









Article
Talk
 

















Read
Edit
View history
 








Tools
   


Actions  



Read
Edit
View history
 




General  



What links here
Related changes
Upload file
Special pages
Permanent link
Page information
Cite this page
Get shortened URL
Download QR code
Wikidata item
 




Print/export  



Download as PDF
Printable version
 
















Appearance
   

 






From Wikipedia, the free encyclopedia
 


The ETRAX CRIS is a RISC ISA and series of CPUs designed and manufactured by Axis Communications for use in embedded systems since 1993.[1] The name is an acronym of the chip's features: Ethernet, Token Ring, AXis - Code Reduced Instruction Set. Token Ring support has been taken out from the latest chips as it has become obsolete.

Types of chips[edit]

The CGA-1 (Coax Gate Array) was the first microprocessor developed by Axis Communications. It contains IBM 3270 (coax) and IBM 5250 (Twinax) communications. The chip has a microcontroller and various I/O's such as serial and parallel. The CGA-1 chip was designed by Martin Gren and Staffan Göransson.[2]

AnElphel Reconfigurable Network Camera based on ETRAX FS CPU and Xilinx Spartan 3e FPGA.
A FOX board LX 4+16 (4 MB flash and 16 MB SDRAM).

ETRAX[edit]

ETRAX 100LX[edit]

In 2000, Axis Introduced the ETRAX 100LX SoC which features a MMU, USB controller, and SDRAM interface. The CPU is capable of 100 MIPS. The chip is able to run the Linux kernel without modifications except for low-level support.[5] The chip's maximum TDP is 0.35 Watts. As of Linux kernel 4.17, the architecture has been dropped due to being obsolete.[6]

Specifications:

ETRAX 100LX MCM[edit]

The ETRAX 100LX MCM is based on the ETRAX 100 LX. The chip has internal flash memory, SDRAM, and an Ethernet PHYceiver. The Chip can come with 2 MB flash and 8 MB SDRAM or 4 MB flash and 16 MB SDRAM.

ETRAX FS[edit]

Introduced in 2005 with full Linux 2.6 support, the chip features:

ARTPEC[edit]

The Axis Real-Time Picture Encoder Chip (ARTPEC) is a system on a chip (SoC) developed by Axis Communications. There are currently eight generations of the chip, all of which run AXIS OS, a modified version of Linux designed for embedded devices. Not all products developed by Axis Communications use its custom chip. The chip is typically found in high-performance devices such as higher-end cameras, while lower-cost devices use SoCs from Ambarella.[7]

The ARTPEC-1 ASIC is the first ASIC designed in-house by Axis Communications for Network Video. Initial development began in 1996 to support hardware compression and encoding of video. At the time processors were not available for network video. Its internal firmware is based on an embedded operating system called μClinux which became known as Embedded Linux.

The ARTPEC-2 SoC released in 2003, is based on the ETRAX CRIS architecture. Unlike ARTPEC-1 which relies on an external CPU, ARTPEC-2 has an internal ETRAX CPU which improves power efficiency and performance. The SoC has a MPEG-4 encoder and decoder which reduces bandwidth when streaming and recording video.

The ARTPEC-3 SoC released in 2007, is based on the ETRAX CRIS architecture. This is the first SoC developed by Axis which supports the H.264 standard for video encoding. The image processing pipeline is capable of capturing a 1080P video source at 30 frames per second.

The ARTPEC-4 SoC released in 2011, has a single-core multi-threaded MIPS CPU (34Kc). The image processing pipeline is based on ETRAX CRIS. The SoC has Lightfinder, a technology which allows a camera to see color in challenging light conditions and P-Iris which reduces lens refraction.[8]

The ARTPEC-5 SoC released in 2013, has a dual-core MIPS CPU (1004Kf) with dual hardware threads and support for Symmetric multiprocessing. The image processing pipeline is based on ETRAX CRIS. The chip actively increases forensic details in a scene via a technology called Forensic Capture and lowers bandwidth while preserving forensic details in an image via a technology called Zipstream.

The ARTPEC-6 SoC released in 2017, is powered by an ARM Cortex-A9 CPU. The image processing pipeline is based on ETRAX CRIS. The SoC is capable of capturing 4K video at 30 frames per second. The chip actively increases forensic details in a scene via a technology called Forensic WDR and runs video analytics.[9]

The ARTPEC-7 SoC released in 2019, is powered by an ARM Cortex-A9 CPU. The image processing pipeline is based on ETRAX CRIS. This is the first SoC developed by Axis which supports the H.265 standard for video encoding. ARTPEC-7 has features such as secure boot which prevents booting of unauthorized firmware, improvements in low light imaging via Lightfinder 2.0, and a machine learning processor.[10]

The ARTPEC-8 SoC released in 2021, is powered by an ARM Cortex-A53 CPU. The SoC is similar to its predecessor using the same image processing pipeline, video encoders, and security features. Primarily focused on machine learning for video analytics, the processor features a deep learning processor.[11]

References[edit]

  • ^ "30 years of milestones" (PDF). Axis Communications.
  • ^ Zander, Per. "Axis Communications - A World Of Intelligent Networks" (PDF).
  • ^ "ETRAX 100: technical specifications". 1999-01-01. Archived from the original on 2000-10-17.
  • ^ The linux kernel source-code under /arch/cris contained the low-level CPU-specific additions required to make the Linux kernel able to run on the ETRAX/Cris CPUs. (See for example https://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git/tree/arch/cris?h=v4.13-rc4)
  • ^ "Linux-Kernel Archive: [PATCH 00/16] remove eight obsolete architectures".
  • ^ ipvideomarket (2019-08-30). "How To See If Your Camera Uses Huawei Hisilicon Chips". IPVM. Retrieved 2022-07-23.
  • ^ "Axis uses MIPS32 34Kc processor in video cameras". automation.com. Retrieved 2023-09-22.
  • ^ "Axis Forensic WDR Technology Brings Unparalleled Wide Dynamic Range Capabilities to New High-Resolution Cameras". Al Bawaba. Retrieved 2022-06-08.
  • ^ Jakobsson, Anton. "Distributing a Neural Network on Axis Cameras".
  • ^ "StackPath". www.securityinfowatch.com. 27 September 2021. Retrieved 2022-06-08.
  • External links[edit]


    Retrieved from "https://en.wikipedia.org/w/index.php?title=ETRAX_CRIS&oldid=1225341137"

    Category: 
    Embedded microprocessors
    Hidden categories: 
    Webarchive template wayback links
    Articles with excerpts
     



    This page was last edited on 23 May 2024, at 20:28 (UTC).

    Text is available under the Creative Commons Attribution-ShareAlike License 4.0; additional terms may apply. By using this site, you agree to the Terms of Use and Privacy Policy. Wikipedia® is a registered trademark of the Wikimedia Foundation, Inc., a non-profit organization.



    Privacy policy

    About Wikipedia

    Disclaimers

    Contact Wikipedia

    Code of Conduct

    Developers

    Statistics

    Cookie statement

    Mobile view



    Wikimedia Foundation
    Powered by MediaWiki