Jump to content
 







Main menu
   


Navigation  



Main page
Contents
Current events
Random article
About Wikipedia
Contact us
Donate
 




Contribute  



Help
Learn to edit
Community portal
Recent changes
Upload file
 








Search  

































Create account

Log in
 









Create account
 Log in
 




Pages for logged out editors learn more  



Contributions
Talk
 



















Contents

   



(Top)
 


1 See also  





2 References  





3 External links  














Fan-out wafer-level packaging






Català

 

Edit links
 









Article
Talk
 

















Read
Edit
View history
 








Tools
   


Actions  



Read
Edit
View history
 




General  



What links here
Related changes
Upload file
Special pages
Permanent link
Page information
Cite this page
Get shortened URL
Download QR code
Wikidata item
 




Print/export  



Download as PDF
Printable version
 
















Appearance
   

 






From Wikipedia, the free encyclopedia
 


Sketch of the eWLB package, the first commercialized FO-WLP technology

Fan-out wafer-level packaging (also known as wafer-level fan-out packaging, fan-out WLP, FOWL packaging, FO-WLP, FOWLP, etc.) is an integrated circuit packaging technology, and an enhancement of standard wafer-level packaging (WLP) solutions.[1][2] Fan-out packaging is seen as a low cost advanced packaging alternative to packages that use silicon interposers, such as those seen in 2.5D and 3D packages.[3][4]

In conventional technologies, a waferisdiced first, and then individual dies are packaged; package size is usually considerably larger than the die size. By contrast, in standard WLP flows integrated circuits are packaged while still part of the wafer, and the wafer (with outer layers of packaging already attached) is diced afterwards; the resulting package is practically of the same size as the die itself. However, the advantage of having a small package comes with a downside of limiting the number of external contacts that can be accommodated in the limited package footprint; this may become a significant limitation when complex semiconductor devices requiring a large number of contacts are considered.[5]

Fan-out WLP was developed to relax that limitation. It provides a smaller package footprint along with improved thermal and electrical performance compared to conventional packages, and allows having higher number of contacts without increasing the die size.

There are three process approaches used in FOWLP: face down, die first; face up, die first; face down die last.

In contrast to standard WLP flows, in fan-out WLP the wafer is diced first. But then the dies are very precisely re-positioned on a carrier wafer or panel, with space for fan-out kept around each die. The carrier is then reconstituted by molding, followed by making a redistribution layer atop the entire molded area (both atop the chip and atop the adjacent fan-out area), and then forming solder balls on top and dicing the wafer. This is known as a chip-first flow. Panel level packaging uses a large panel instead of a wafer to carry out the packaging process.[6] High end fan-out packages are those with lines and spaces narrower than 8 microns.[4] Fan-out packages can also have several dies,[5] and passive components.[6] The first fan-out packages were developed by Infineon in the mid-2000s for use in mobile phone chips.[5]

See also[edit]

References[edit]

  1. ^ Korczynski, Ed (May 5, 2014). "Wafer-level packaging of ICs for mobile systems of the future". Semiconductor Manufacturing & Design Community. Archived from the original on August 16, 2018. Retrieved September 24, 2018.
  • ^ "Fan-out Wafer Level Packaging". Orbotech. n.d. Archived from the original on September 22, 2018. Retrieved September 24, 2018.
  • ^ LaPedus, Mark (May 20, 2021). "Advanced Packaging's Next Wave". Semiconductor Engineering.
  • ^ a b Sperling, Ed (March 5, 2018). "Toward High-End Fan-Outs". Semiconductor Engineering.
  • ^ a b c LaPedus, Mark (June 17, 2021). "Fan-Out Packaging Options Grow". Semiconductor Engineering.
  • ^ a b LaPedus, Mark (February 5, 2018). "Fan-Out Wars Begin". Semiconductor Engineering.
  • External links[edit]


    Retrieved from "https://en.wikipedia.org/w/index.php?title=Fan-out_wafer-level_packaging&oldid=1216234553"

    Categories: 
    Chip carriers
    Electronics manufacturing
    Semiconductor technology
     



    This page was last edited on 29 March 2024, at 21:31 (UTC).

    Text is available under the Creative Commons Attribution-ShareAlike License 4.0; additional terms may apply. By using this site, you agree to the Terms of Use and Privacy Policy. Wikipedia® is a registered trademark of the Wikimedia Foundation, Inc., a non-profit organization.



    Privacy policy

    About Wikipedia

    Disclaimers

    Contact Wikipedia

    Code of Conduct

    Developers

    Statistics

    Cookie statement

    Mobile view



    Wikimedia Foundation
    Powered by MediaWiki