Jump to content
 







Main menu
   


Navigation  



Main page
Contents
Current events
Random article
About Wikipedia
Contact us
Donate
 




Contribute  



Help
Learn to edit
Community portal
Recent changes
Upload file
 








Search  

































Create account

Log in
 









Create account
 Log in
 




Pages for logged out editors learn more  



Contributions
Talk
 



















Contents

   



(Top)
 


1 History  





2 Features  





3 See also  





4 References  














Socket SP5






Deutsch

Русский
 

Edit links
 









Article
Talk
 

















Read
Edit
View history
 








Tools
   


Actions  



Read
Edit
View history
 




General  



What links here
Related changes
Upload file
Special pages
Permanent link
Page information
Cite this page
Get shortened URL
Download QR code
Wikidata item
 




Print/export  



Download as PDF
Printable version
 
















Appearance
   

 






From Wikipedia, the free encyclopedia
 


Socket SP5
Release dateNovember 10, 2022 (2022-11-10)
Designed byAMD
Manufactured by
  • Lotes
  • Foxconn
  • TypeLGA-ZIF
    Chip form factorsFlip-chip
    Contacts6096
    FSB protocolPCI Express
    Infinity Fabric
    Voltage range0.8V (cores)
    1.2V (I/O)
    Processor dimensions72mm × 75.4mm
    5,428.8mm2
    ProcessorsEpyc:
  • Bergamo
  • Turin
  • PredecessorSocket SP3
    Memory supportECC DDR5

    This article is part of the CPU socket series

    Socket SP5 (LGA 6096) is a zero insertion force land grid array CPU socket designed by AMD supporting its Zen 4-based Epyc server processors codenamed Genoa that launched on November 10, 2022.[1]

    History[edit]

    In June 2017, with the launch of the first generation Epyc server processors, AMD introduced the SP3 socket. The SP3 socket covered three generations of Epyc processors, including Naples, Rome and Milan. AMD's Genoa processors contain up to 96 Zen 4 cores compared to Milan's maximum of 64 cores. In support of Genoa's 96 cores, AMD introduced the SP5 socket with 2022 more contact pins than the SP3 socket to provide greater power delivery and signal integrity. SP5 can provide a peak power of up to 700 W.[2]

    The SP5 socket supports Epyc processors codenamed Bergamo, which have up to 128 small Zen 4c cores and were launched on June 13, 2023.[3]

    Features[edit]

    See also[edit]

    References[edit]

    1. ^ Alcorn, Paul (November 10, 2022). "AMD 4th-Gen EPYC Genoa 9654, 9554, and 9374F Review: 96 Cores, Zen 4 and 5nm". Tom's Hardware. Retrieved November 11, 2022.
  • ^ Mujtaba, Hassan (April 7, 2022). "AMD SP5 Socket Pictured In All Its Glory, LGA 6096 For Future EPYC CPUs With 96 Cores & Above". Wccftech. Retrieved November 11, 2022.
  • ^ "AMD EPYC 9004 "Genoa-X" and "Bergamo" CPUs SKU lists leaks out, EPYC 9754 features 128 Zen4c cores". VideoCardz. September 1, 2022. Retrieved November 11, 2022.
  • ^ Ranous, Jordan (November 10, 2022). "4th Gen AMD EPYC Review (AMD Genoa)". StorageReview. Retrieved November 11, 2022.
  • ^ Garreffa, Anthony (December 11, 2021). "AMD EPYC 'Genoa' supports up to 12TB (yes, 12 terabytes) of DDR5 RAM". TweakTown. Retrieved November 11, 2022.

  • Retrieved from "https://en.wikipedia.org/w/index.php?title=Socket_SP5&oldid=1230859992"

    Category: 
    AMD server sockets
    Hidden categories: 
    Articles with short description
    Short description matches Wikidata
    Use American English from April 2023
    All Wikipedia articles written in American English
    Use mdy dates from November 2022
     



    This page was last edited on 25 June 2024, at 03:14 (UTC).

    Text is available under the Creative Commons Attribution-ShareAlike License 4.0; additional terms may apply. By using this site, you agree to the Terms of Use and Privacy Policy. Wikipedia® is a registered trademark of the Wikimedia Foundation, Inc., a non-profit organization.



    Privacy policy

    About Wikipedia

    Disclaimers

    Contact Wikipedia

    Code of Conduct

    Developers

    Statistics

    Cookie statement

    Mobile view



    Wikimedia Foundation
    Powered by MediaWiki