Jump to content
 







Main menu
   


Navigation  



Main page
Contents
Current events
Random article
About Wikipedia
Contact us
Donate
 




Contribute  



Help
Learn to edit
Community portal
Recent changes
Upload file
 








Search  

































Create account

Log in
 









Create account
 Log in
 




Pages for logged out editors learn more  



Contributions
Talk
 



















Contents

   



(Top)
 


1 References  














X704






Magyar
 

Edit links
 









Article
Talk
 

















Read
Edit
View history
 








Tools
   


Actions  



Read
Edit
View history
 




General  



What links here
Related changes
Upload file
Special pages
Permanent link
Page information
Cite this page
Get shortened URL
Download QR code
Wikidata item
 




Print/export  



Download as PDF
Printable version
 
















Appearance
   

 






From Wikipedia, the free encyclopedia
 


The x704 is a microprocessor that implements the 32-bit version of the PowerPC instruction set architecture (ISA) developed by Exponential Technology. The microprocessor was notable for its high clock frequency (for the time, circa 1997) in the range of 400 to 533 MHz, its use of bipolar transistors for logic and CMOS circuits for memory, and its failure to see use in an Apple Macintosh, the opposite of what industry observers such as Microprocessor Report expected. Exponential Technology eventually failed as a result of the x704's lack of success, but some of its former employees founded Intrinsity, a start-up that developed a high clock frequency MIPS implementation, FastMATH.

The x704 is a superscalar microprocessor that issues up to three instructions per cycle to an arithmetic logic unit (ALU), floating-point unit (FPU) and branch unit. To realize the short cycle times, the caches were kept small, limiting its performance. There are three levels of cache. The first consisted of separate 2 KB instruction and data caches. These are direct-mapped. The L2 cache is on-die and is 32 KB in size. It is eight-way set set-associative. The L3 cache is larger, supporting capacities of 512 KB to 2 MB, and is located externally. The x704 contained 2.7 million transistors, of which 0.7 million were bipolar transistors and 2.0 million were metal oxide semiconductor (MOS), and measured 15 mm by 10 mm (150 mm2). It was fabricated in a 0.5 μm BiCMOS process with six levels of interconnect. It uses 3.6 and 2.1 V power supplies and dissipates less than 85 W at 533 MHz. The x704 is packaged in a 356-ball ball grid array (BGA).

References[edit]

  • t
  • e

  • Retrieved from "https://en.wikipedia.org/w/index.php?title=X704&oldid=1224495300"

    Categories: 
    Electronics stubs
    PowerPC microprocessors
    Hidden category: 
    All stub articles
     



    This page was last edited on 18 May 2024, at 19:29 (UTC).

    Text is available under the Creative Commons Attribution-ShareAlike License 4.0; additional terms may apply. By using this site, you agree to the Terms of Use and Privacy Policy. Wikipedia® is a registered trademark of the Wikimedia Foundation, Inc., a non-profit organization.



    Privacy policy

    About Wikipedia

    Disclaimers

    Contact Wikipedia

    Code of Conduct

    Developers

    Statistics

    Cookie statement

    Mobile view



    Wikimedia Foundation
    Powered by MediaWiki