●Home
●About Us
●Platforms
●Synthetic Processor Design
●Synthetic Processor Verification
●System Modeling Platform
●More Design Platforms =>
●Teraptor Designer IDE
●Teraptor Player (Simulator)
●Teraptor Channels
●Teraptor SDK (Compiler)
●Object Middleware
●Machine Translation
●Complex Systems Modeling
●Synthetic SoC
●VHLS Engine
●Cognition
●BigData and DataFactory
●Document Management
●More
Business Processes =>
●Order To Cash
●Procure To Pay
●Varadhi Enterprise
●SaaS Publishing
●Industries
●Automotive
●Consumer Electronics
●Networking & Storage
●High Performance Computing
●Aerospace & Defence
●Transportation
●Manufacturing
●Sales
●Support
●Partners
●Research
●Contact
Have a Question? >>> Ask
To Attend a Course >>> Register
Ready to Buy >>> Request Proposal
To Connect a Lead >>> Refer
SANKHYA Teraptor
●Teraptor Designer IDE
●Teraptor Player (Simulator)
●Teraptor Channels
●Teraptor SDK (Compiler)
●Synthetic Processor Design
●Synthetic Processor Verification
●System Modeling Platform
●Complex Systems Modeling
●Synthetic SoC
●VHLS Engine
●Documents
●Design Flow
●Design Platform
●Benefits
●Usage Areas
●System Requirements
●Consulting
● Casestudy
● Download
Design Platform
(一)Teraptor
(二)Design
(三)Processor Design
(四)SoC Design
(五)Compile
(六)Virtualize
(七)Verify
(八)Synthesize
(九)Kickstart
Synthetic Processor Design
A Processor or CPU as it is sometimes referred to is the heart of any computer. The processor reads instruction from memory, executes the instructions and writes the results back to memory. The set of instructions a processor understands is referred to as the Instruction Set. An ISA or Instruction Set Architecture refers to the set of instructions that is supported by a class of processors. Different processors can support a common instruction set but in different ways. A processor may implement a multiply instruction as a sequence of shift and add instructions or as a multiply instruction implemented using a hardware multiply unit. While the Instruction Set Architecture defines the instructions supported by a processor -- it is the MicroArchitecture that specifies how a processor implements an ISA.
Designers with understanding of computer architecture can create processor ISA models using Teraptor SMDL. These models can be used for simulation, verification, assembler and linker development, compiler development and for synthesis to synthesizable RTL.
Teraptor SMDL models can also be used seamlessly as part of larger system models created using Teraptor SSDL.
Next Steps
To learn more or for a demo Contact Us Now.
Quick Links
●Products
●Industries
●Support
●About Us
●Contact
Knowledge Hub
●Learn Through Videos
●Ask a Question/Report a Problem
●Send Feedback
Help Center
+91 94449 72818
support@sankhya.com
Connect With Us
On LinkedIn
Follow Teraptor
© Sankhya Technologies Private Limited Legal Terms & Privacy Policy
Site Generated By V-One CMS