Jump to content
 







Main menu
   


Navigation  



Main page
Contents
Current events
Random article
About Wikipedia
Contact us
Donate
 




Contribute  



Help
Learn to edit
Community portal
Recent changes
Upload file
 








Search  

































Create account

Log in
 









Create account
 Log in
 




Pages for logged out editors learn more  



Contributions
Talk
 



















Contents

   



(Top)
 


1 Overview  





2 Feature list  





3 Generational differences  





4 See also  





5 References  





6 External links  














Bus Pirate






Español
Magyar
 

Edit links
 









Article
Talk
 

















Read
Edit
View history
 








Tools
   


Actions  



Read
Edit
View history
 




General  



What links here
Related changes
Upload file
Special pages
Permanent link
Page information
Cite this page
Get shortened URL
Download QR code
Wikidata item
 




Print/export  



Download as PDF
Printable version
 
















Appearance
   

 






From Wikipedia, the free encyclopedia
 


Bus Pirate

Bus Pirate v3a

Developer

Dangerous Prototypes

Type

Debugger

Website

dangerousprototypes.com/docs/Bus_Pirate

The Bus Pirate is a universal bus interface device designed for programming, debugging, and analyzing microcontrollers and other ICs. It was developed as an open-source hardware and software project.[1][2]

Overview[edit]

The Bus Pirate was designed for debugging, prototyping, and analysing "new or unknown chips".[1] Using a Bus Pirate, a developer can use a serial terminal to interface with a device, via such hardware protocols as SPI, I2C and 1-Wire.

The Bus Pirate is capable of programming low-end microcontrollers, such as Atmel AVRs and Microchip PICs. Programming using more advanced protocols such as JTAG and SWD is possible, but is discouraged due to hardware speed limitations.

The Bus Pirate v3.6 is based on an PIC24 MCU (SSOP), and communicates with a host computer with either a USB interface with a FT232RL (SSOP) or an on-chip USB module.

The Bus Pirate was designed by Ian Lesnet of Dangerous Prototypes.[3]

Feature list[edit]

The Bus Pirate can communicate via the following serial protocols, with line levels of 0–5.5 volts: 1-Wire, I²C, SPI, JTAG, asynchronous serial, and MIDI.

It can receive input from a keyboard, and can output to a Hitachi HD44780 LCD controller.

Other features:

Generational differences[edit]

Bus Pirate v3.6

Bus Pirate v4.0[4]

Development status

Current stable version: Mature

Latest preview version of a future release: Experimental

Dimensions (mm)

60×37

60×37

PIC microcontroller

PIC24FJ64GA002

PIC24FJ256GB106

Flash memory (kB)

64

256

SRAM (kB)

8

16

I/O pins

5
(5×2 pin header)

7
(6×2 pin header)

USB interface

FTDI FT232RL

PIC24-integrated

v3.x models uses a 5×2 header for ribbon cable, whereas the v4.x models uses a 6×2 header.

The size of the circuit board was changed to 60 mm x 37 mm in the Bus Pirate v3.6 and up so it would match the mounting holes for the "Sick of Beige" DP6037 case.[5][6]

See also[edit]

References[edit]

  1. ^ a b "Bus Pirate v3.6 universal serial interface". www.seeedstudio.com. July 2022.
  • ^ "Bus Pirate v4". www.seeedstudio.com. 12 August 2022.
  • ^ "Bus Pirate - v3.6a - TOL-12942 - SparkFun Electronics". www.sparkfun.com. Retrieved 2017-03-29.
  • ^ "Bus Pirate v4 vs v3 comparison - DP". dangerousprototypes.com.
  • ^ "Bus Pirate v3.6 - DP". dangerousprototypes.com.
  • ^ "Sick of Beige compatible cases - DP". dangerousprototypes.com.
  • External links[edit]

    Processes

  • NT
  • Linux
  • Booting firmware

    Types

  • Open-source firmware
  • Custom firmware
  • Interfaces

  • BIOS
  • Open Firmware
  • ACPI
  • MultiProcessor Specification
  • APM
  • Legacy Plug and Play
  • AlphaBIOS
  • SRM
  • SFI
  • Implementations

  • Award BIOS
  • American Megatrends
  • InsydeH2O
  • Phoenix SecureCore UEFI
  • TianoCore EDK II
  • OpenBIOS
  • Coreboot
  • Libreboot
  • LinuxBoot
  • Kickstart
  • Run-Time Abstraction Services
  • Hybrid firmware bootloader

  • Das U-Boot
  • ARCS
  • Bootloaders

  • Comparison of bootloaders
  • Implementations

  • Barebox
  • BootManager
  • BootX (Apple)
  • BootX (Linux)
  • GNU GRUB
  • iBoot
  • systemd-boot
  • loadlin
  • NTLDR
  • OpeniBoot
  • RedBoot
  • rEFInd
  • rEFIt
  • SYSLINUX
  • Windows Boot Manager
  • xOSL
  • Yaboot
  • Plop Boot Manager
  • MILO
  • Partition layouts

  • Master boot record
  • Apple Partition Map
  • Partitions

  • BIOS boot partition
  • /boot/
  • Utilities

    Software

  • fwupd
  • UEFITool
  • Odin
  • Hardware

  • Raspberry Pi
  • ft2232
  • Network boot

  • iPXE
  • NetBoot
  • Remote Initial Program Load
  • Wake-on-LAN
  • ROM variants

  • PROM
  • EPROM
  • EEPROM
  • Related

  • ROM hacking
  • ROM image
  • Execute in place
  • Devicetree
  • Fastboot
  • Instant-on
  • Power-on self-test
  • EDL mode

  • Retrieved from "https://en.wikipedia.org/w/index.php?title=Bus_Pirate&oldid=1204901691"

    Categories: 
    Open hardware electronic devices
    Single-board computers
    Hidden categories: 
    Articles with short description
    Short description matches Wikidata
     



    This page was last edited on 8 February 2024, at 09:16 (UTC).

    Text is available under the Creative Commons Attribution-ShareAlike License 4.0; additional terms may apply. By using this site, you agree to the Terms of Use and Privacy Policy. Wikipedia® is a registered trademark of the Wikimedia Foundation, Inc., a non-profit organization.



    Privacy policy

    About Wikipedia

    Disclaimers

    Contact Wikipedia

    Code of Conduct

    Developers

    Statistics

    Cookie statement

    Mobile view



    Wikimedia Foundation
    Powered by MediaWiki