Jump to content
 







Main menu
   


Navigation  



Main page
Contents
Current events
Random article
About Wikipedia
Contact us
Donate
 




Contribute  



Help
Learn to edit
Community portal
Recent changes
Upload file
 








Search  

































Create account

Log in
 









Create account
 Log in
 




Pages for logged out editors learn more  



Contributions
Talk
 



















Contents

   



(Top)
 


1 Technical specification  





2 Commercialization  





3 See also  





4 References  





5 External links  














SpursEngine






Català
Español
Italiano
Magyar
Nederlands

Русский
 

Edit links
 









Article
Talk
 

















Read
Edit
View history
 








Tools
   


Actions  



Read
Edit
View history
 




General  



What links here
Related changes
Upload file
Special pages
Permanent link
Page information
Cite this page
Get shortened URL
Download QR code
Wikidata item
 




Print/export  



Download as PDF
Printable version
 
















Appearance
   

 






From Wikipedia, the free encyclopedia
 


An illustration of the SpursEngine SE1000 processor

SpursEngine is a microprocessor from Toshiba built as a media oriented coprocessor, designed for 3D- and video processinginconsumer electronics such as set-top boxes and computers. The SpursEngine processor is also known as the Quad Core HD processor. Announced 20 September 2007.[1]

The SpursEngine is a stream processor powered by four Synergistic Processing Elements (SPE),[2] also used in the Cell processor featured in Sony PlayStation 3. These processing elements are fed by on chip H.264 and MPEG-2 codecs and controlled by an off die host CPU, connected by an on chip PCIe controller[2] (in contrast to the Cell processor which has an on chip CPU (the PPE) doing similar work). To enable smoother interaction between the host and the SpursEngine Toshiba also integrated a simple proprietary 32-bit control core. The SpursEngine employs dedicated XDR DRAM as its working memory.[2]

The SpursEngine is designed to work at much lower frequencies than the Cell and Toshiba has also optimized the circuit layout of the SPEs to reduce the size by 30%.[3] The resulting chip consumes 10-20 W of power.

The SpursEngine is accessible to the developer from a device driver developed for Windows and Linux systems. Software supporting the SpursEngine is limited and is primarily in the realm of video editing and encoding.[4]

Technical specification[edit]

Logic schematic of the SpursEngine chip[2]

The first generation of SpursEngine processors are specified as follows:

Commercialization[edit]

In April 2008 Toshiba shipped samples of the SpursEngine SE1000 device, a PCIe-based reference board.[5]

Toshiba included the SpursEngine processors in their Qosmio laptops, models F50, G50 and G55, in the third quarter of 2008.

See also[edit]

References[edit]

  1. ^ "New Toshiba SpursEngine based on CELL". I4U News. 2007-09-20. Retrieved 2009-11-14.
  • ^ a b c d e f g h i j "SpursEngine – Architecture Overview & Implementation" (PDF). Toshiba. 2008-10-09. Retrieved 2009-11-14. [dead link]
  • ^ "How Far has Cell DNA been Passed On? Interview with Toshiba SpursEngine Developer". Tech-On! Nikkei Business Publications. 2007-10-17. Retrieved 2009-11-14.
  • ^ "Toshiba to make SpursEngine an open platform - SDK to be released for free and multiple SpursEngine cards to run in parallel". HD Processing Forum. 2008-12-23. Archived from the original on 2009-02-02. Retrieved 2010-01-04. {{cite web}}: External link in |publisher= (help)
  • ^ a b "Toshiba starts sample shipping of SpursEngine SE1000 high-performance stream processor". Toshiba. 2008-04-08. Retrieved 2009-11-14.
  • ^ TechPowerUp.com
  • ^ Custompc.co.uk Archived October 5, 2008, at the Wayback Machine
  • ^ Akihabaranews.com Archived September 6, 2009, at the Wayback Machine
  • ^ Thomson-canopus.jp Archived December 11, 2008, at the Wayback Machine
  • External links[edit]


    Retrieved from "https://en.wikipedia.org/w/index.php?title=SpursEngine&oldid=1211276229"

    Categories: 
    Cell BE architecture
    Coprocessors
    Toshiba
    Hidden categories: 
    All articles with dead external links
    Articles with dead external links from October 2010
    CS1 errors: external links
    Webarchive template wayback links
     



    This page was last edited on 1 March 2024, at 19:04 (UTC).

    Text is available under the Creative Commons Attribution-ShareAlike License 4.0; additional terms may apply. By using this site, you agree to the Terms of Use and Privacy Policy. Wikipedia® is a registered trademark of the Wikimedia Foundation, Inc., a non-profit organization.



    Privacy policy

    About Wikipedia

    Disclaimers

    Contact Wikipedia

    Code of Conduct

    Developers

    Statistics

    Cookie statement

    Mobile view



    Wikimedia Foundation
    Powered by MediaWiki