Jump to content
 







Main menu
   


Navigation  



Main page
Contents
Current events
Random article
About Wikipedia
Contact us
Donate
 




Contribute  



Help
Learn to edit
Community portal
Recent changes
Upload file
 








Search  

































Create account

Log in
 









Create account
 Log in
 




Pages for logged out editors learn more  



Contributions
Talk
 



















Contents

   



(Top)
 


1 Design  





2 Licensing  





3 Usage  





4 References  














ARM Cortex-A55






Azərbaycanca
Català
Français
Magyar

 

Edit links
 









Article
Talk
 

















Read
Edit
View history
 








Tools
   


Actions  



Read
Edit
View history
 




General  



What links here
Related changes
Upload file
Special pages
Permanent link
Page information
Cite this page
Get shortened URL
Download QR code
Wikidata item
 




Print/export  



Download as PDF
Printable version
 
















Appearance
   

 






From Wikipedia, the free encyclopedia
 


ARM Cortex-A55
General information
Launched2017
Designed byARM Holdings
Performance
Max. CPU clock rate1.25 GHz[1]  to 2.31 GHz[1] 
Cache
L1 cache32–128 KB (16–64 KB I-cache with parity, 16–64 KB D-cache) per core
L2 cache64–256 KB
L3 cache512 KB – 4 MB
Architecture and classification
ApplicationMobile
Instruction setARMv8.2-A
Physical specifications
Cores
  • 1–8 per cluster, multiple clusters
Products, models, variants
Product code name
  • Ananke
History
PredecessorARM Cortex-A53
SuccessorARM Cortex-A510

The ARM Cortex-A55 is a central processing unit implementing the ARMv8.2-A 64-bit instruction set designed by ARM Holdings' Cambridge design centre. The Cortex-A55 is a 2-wide decode in-order superscalar pipeline.[2]

Design

[edit]

The Cortex-A55 serves as the successor of the ARM Cortex-A53, designed to improve performance and energy efficiency over the A53.[3] ARM has stated the A55 should have 15% improved power efficiency and 18% increased performance relative to the A53. Memory access and branch prediction are also improved relative to the A53.

The Cortex-A75 and Cortex-A55 cores are the first products to support ARM's DynamIQ technology.[4][5] The successor to big.LITTLE, this technology is designed to be more flexible and scalable when designing multi-core products.

Licensing

[edit]

The Cortex-A55 is available as SIP core to licensees, and its design makes it suitable for integration with other SIP cores (e.g. GPU, display controller, DSP, image processor, etc.) into one die constituting a system on a chip (SoC).

ARM has also collaborated with Qualcomm for a semi-custom version of the Cortex-A55, used within the Kryo 385 CPU core.[6] This semi-custom core is also used in some Qualcomm's mid-range SoCs as Kryo 360 Silver and Kryo 460 Silver.

Usage

[edit]

References

[edit]
  1. ^ a b Mike Demler (July 3, 2018). SC9863 Is First Cortex-A55 Octa-Core (Report). The Linley Group. Retrieved February 16, 2022.
  • ^ "Cortex-A55". Cortex-A55. ARM Holdings. Retrieved 10 July 2017.
  • ^ Triggs, Robert (31 May 2017). "A closer look at ARM's new Cortex-A75 and Cortex-A55 CPUs". Android Authority. Retrieved 10 July 2017.
  • ^ Humrick, Matt (29 May 2017). "Exploring Dynamiq and ARM's New CPUs". Anandtech. Retrieved 10 July 2017.
  • ^ Savov, Vlad (29 May 2017). "ARM's new processors are designed to power the machine-learning machines". The Verge. Retrieved 10 July 2017.
  • ^ Frumusanu, Andrei (6 December 2017). "Qualcomm Announces Snapdragon 845 Mobile Platform". Anandtech. Retrieved 7 December 2017.
  • ^ Mark van der Zalm. "Intel Agilex D-Series FPGA White Paper". Intel. Retrieved 2022-10-20.

  • Retrieved from "https://en.wikipedia.org/w/index.php?title=ARM_Cortex-A55&oldid=1195733289"

    Category: 
    ARM processors
    Hidden categories: 
    Articles with short description
    Short description matches Wikidata
     



    This page was last edited on 15 January 2024, at 01:13 (UTC).

    Text is available under the Creative Commons Attribution-ShareAlike License 4.0; additional terms may apply. By using this site, you agree to the Terms of Use and Privacy Policy. Wikipedia® is a registered trademark of the Wikimedia Foundation, Inc., a non-profit organization.



    Privacy policy

    About Wikipedia

    Disclaimers

    Contact Wikipedia

    Code of Conduct

    Developers

    Statistics

    Cookie statement

    Mobile view



    Wikimedia Foundation
    Powered by MediaWiki