 |
This article needs additional citations for verification. Please help improve this articlebyadding citations to reliable sources. Unsourced material may be challenged and removed.
Find sources: "ARM Cortex-X1" – news · newspapers · books · scholar · JSTOR (June 2020) (Learn how and when to remove this message) |
| General information | |
|---|---|
| Launched | 2020 |
| Designed by | ARM Ltd. |
| Performance | |
| Max. CPU clock rate | to 3.0 GHz in phones and 3.3 GHz in tablets/laptops |
| Address width | 40-bit |
| Cache | |
| L1 cache | 128 KiB (64 KiB I-cache with parity, 64 KiB D-cache) per core |
| L2 cache | 512–1024 KiB per core |
| L3 cache | 512 KiB – 8 MiB (optional) |
| Architecture and classification | |
| Microarchitecture | ARM Cortex-X1 |
| Instruction set | ARMv8-A: A64, A32, and T32 (at the EL0 only) |
| Extensions | |
| Physical specifications | |
| Cores |
|
| Products, models, variants | |
| Product code name |
|
| Variant | |
| History | |
| Successor | ARM Cortex-X2 |
The ARM Cortex-X1 is a central processing unit implementing the ARMv8.2-A 64-bit instruction set designed by ARM Holdings' Austin design centre as part of ARM's Cortex-X Custom (CXC) program.[1][2]
The Cortex-X1 design is based on the ARM Cortex-A78, but redesigned for purely performance instead of a balance of performance, power, and area (PPA).[1]
The Cortex-X1 is a 5-wide decode out-of-order superscalar design with a 3K macro-OP (MOPs) cache. It can fetch 5 instructions and 8 MOPs per cycle, and rename and dispatch 8 MOPs, and 16 μOPs per cycle. The out-of-order window size has been increased to 224 entries. The backend has 15 execution ports with a pipeline depth of 13 stages and the execution latencies consists of 10 stages. It also features 4x128b SIMD units.[3][4][5][6]
ARM claims the Cortex-X1 offers 30% faster integer and 100% faster machine learning performance than the ARM Cortex-A77.[3][4][5][6]
The Cortex-X1 supports ARM's DynamIQ technology, expected to be used as high-performance cores when used in combination with the ARM Cortex-A78 mid and ARM Cortex-A55 little cores.[1][2]
The Cortex-X1 is available as SIP core to partners of their Cortex-X Custom (CXC) program, and its design makes it suitable for integration with other SIP cores (e.g. GPU, display controller, DSP, image processor, etc.) into one die constituting a system on a chip (SoC).[1][2]
 | This computer-engineering-related article is a stub. You can help Wikipedia by expanding it. |
